

General Description

The MAX15024/MAX15025 single/dual, high-speed MOSFET gate drivers are capable of operating at frequencies up to 1MHz with large capacitive loads. The MAX15024 includes internal source-and-sink output transistors with independent outputs allowing for control of the external MOSFET's rise and fall time. The MAX15024 is a single gate driver capable of sinking an 8A peak current and sourcing a 4A peak current. The MAX15025 is a dual gate driver capable of sinking a 4A peak current and sourcing a 2A peak current. An integrated adjustable LDO voltage regulator provides gatedrive amplitude control and optimization.


The MAX15024A/C and MAX15025A/C/E/G accept transistor-to-transistor (TTL) input logic levels while the MAX15024B/D and MAX15025B/D/F/H accept CMOSinput logic levels. High sourcing/sinking peak currents, a low propagation delay, and thermally enhanced packages make the MAX15024/MAX15025 ideal for high-frequency and high-power circuits. The MAX15024/ MAX15025 operate from a 4.5V to 28V supply. A separate output driver supply input enhances flexibility and permits a soft-start of the power MOSFETs used in synchronous rectifiers.

The MAX15024/MAX15025 are available in 10-pin TDFN packages and are specified over the -40°C to +125°C automotive temperature range.

Applications

Synchronous Rectifier Drivers Power-Supply Modules Switching Power Supply

Pin Configurations



Features

- ♦ 8A Peak Sink Current/4A Peak Source Current (MAX15024)
- ♦ 4A Peak Sink Current/2A Peak Source Current (MAX15025)
- **♦ Low 16ns Propagation Delay**
- ♦ 4.5V to 28V Supply Voltage Range
- ♦ On-Board Adjustable LDO for Gate-Drive **Amplitude Control and Optimization**
- **♦** Separate Output Driver Supply
- ♦ Independent Source and Sink Outputs (MAX15024)
- ♦ Matched Delays Between Inverting and Noninverting Inputs (MAX15024)
- **♦** Matched Delays Between Channels (MAX15025)
- ♦ CMOS or TTL Logic-Level Inputs with Hysteresis for Noise Immunity
- **♦** -40°C to +125°C Operating Temperature Range
- **♦ Thermal-Shutdown Protection**
- **♦ 1.95W Thermally Enhanced TDFN Power Packages**

Ordering Information

PART	PIN-PACKAGE	PKG CODE	TOP MARK
MAX15024 AATB+T*	10 TDFN-EP**	T1033-1	ATX
MAX15024BATB+T	10 TDFN-EP**	T1033-1	ATY
MAX15024CATB+T*	10 TDFN-EP**	T1033-1	_
MAX15024DATB+T*	10 TDFN-EP**	T1033-1	_
MAX15025 AATB+T	10 TDFN-EP**	T1033-1	ATZ
MAX15025BATB+T*	10 TDFN-EP**	T1033-1	AUA
MAX15025CATB+T*	10 TDFN-EP**	T1033-1	AUB
MAX15025DATB+T*	10 TDFN-EP**	T1033-1	AUC
MAX15025EATB+T*	10 TDFN-EP**	T1033-1	_
MAX15025FATB+T*	10 TDFN-EP**	T1033-1	_
MAX15025GATB+T*	10 TDFN-EP**	T1033-1	_
MAX15025HATB+T*	10 TDFN-EP**	T1033-1	_

Note: All devices are specified over the -40°C to +125°C operating temperature range.

- +Denotes a lead-free package.
- *Future product—contact factory for availability.
- **EP = Exposed pad. T = Tape and reel.

See the Selector Guide at the end of the data sheet.

Block Diagrams appear at end of data sheet.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND0.3V to +30V REG to GND0.3V to the lower of +22V or (V _{CC} + 0.3V)	
DRV to PGND0.3V to +22V N0.3V to +22V	
FB/SET to GND0.3V to +6V	
P_OUT to DRV22V to +0.3V	
N_OUT to PGND	
PGND to GND0.3V to +0.3V	
P_OUT, N_OUT Continuous Source/Sink Current*200mA OUT1, OUT2 Continuous Source/Sink Current*200mA	

Continuous Power Dissipation (T _A = +70°C))
(derate 18.5mW/°C above +70°C)	1481.5mW
Junction-to-Case Thermal Resistance	8.5°C/W
10-Pin TDFN, Multilayer Board	
(derate 24.4mW/°C above +70°C)	1951.2mW
Junction-to-Case Thermal Resistance	8.5°C/W
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

^{*}Continuous output current is limited by the power dissipation of the package.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MAX15024 ELECTRICAL CHARACTERISTICS

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$. (Note 1)

PARAMETER	SYMBOL	CONDITION	CONDITIONS		TYP	MAX	UNITS
SYSTEM SPECIFICATIONS							
		V _{CC} powered only, V _{REG} =	MAX15024B/D	6.5		28.0	
Input Voltage Range	Vcc	V _{DRV} decoupled with minimum 1µF to GND	MAX15024A/C	4.5		28.0	V
p		VCC = VREG = VDRV (MAX15	5024D)	6.5		18.0	
		VCC = VREG = VDRV (MAX15	5024C)	4.5		18.0	
V _{DRV} Turn-On Voltage	V _{DRV} ON	VCC = VREG = 10V, IN+ = V	CC, IN- = GND		1.7	2.3	V
Quiescent Supply Current		IN_ = V _{CC} or GND			700	1350	μΑ
Quiescent Supply Current Under UVLO Condition		IN_ = V _{CC} or GND			250		μΑ
Switching Supply Current		Switching at 250kHz, C _L = 0)		1.5	3.0	mA
V _{CC} Undervoltage Lockout	UVLO_ VCC	V _{CC} rising		3.0	3.4	3.8	V
V _{CC} Undervoltage-Lockout Hysteresis					300		mV
V _{CC} Undervoltage Lockout to		V _{CC} rising			100		
Output Delay		V _{CC} falling			2		μs
REG REGULATOR (V _{CC} = 12V	, REG = V _{DRV} ,	C _L = 1µF, FB/SET = GND)					
Output Voltage	VREG	12V < V _{CC} < 28V, 0 < I _{LOAD}) < 10mA	9	10	11	V
Donor and Vallance	V	V _{CC} = 6.5V, I _{LOAD} = 100mA			0.4	0.9	
Dropout Voltage	V _{R_DO}	V _{CC} = 4.5V, I _{LOAD} = 50mA			0.2	0.5	\ \ \
Load Regulation		$V_{CC} = 12V$, $I_{LOAD} = 0$ to 100	V _{CC} = 12V, I _{LOAD} = 0 to 100mA				%
Line Regulation		12V < V _{CC} < 28V			10		mV
FB/SET Reference Voltage		External resistive divider connected at FB/SET		1.10	1.23	1.35	V
FB/SET Threshold		V _{FB} falling			220		mV
FB/SET Input Leakage Current		V _{FB} = 5.5V (Note 2)		-125		+125	nA

MAX15024 ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 1)

PARAMETER	SYMBOL	CONDITIONS	5	MIN	TYP	MAX	UNITS
DRIVER OUTPUT (SINK)							
		V _{CC} = V _{REG} = V _{DRV} = 10V,	$T_A = +25^{\circ}C$		0.45	0.60	
		sinking 100mA	$T_A = +125^{\circ}C$		0.625	0.850	
Driver Output Resistance	Ron-N	$V_{CC} = V_{REG} = V_{DRV} = 4.5V,$	$T_A = +25^{\circ}C$		0.50	0.65	Ω
		sinking 100mA (MAX15024C/D)	T _A = +125°C		0.7	0.9	
Peak Output Current	I _{PK-N}	N_OUT = 10V			8		Α
Maximum Load Capacitance		SOA condition: $C_L \times V_{DRV}^2 \le$ for $V_{DRV} = 10V$	20μJ,		200		nF
Latchup Robustness					500		mA
DRIVER OUTPUT (SOURCE)							
		V _{CC} = V _{REG} = V _{DRV} = 10V,	$T_A = +25$ °C		0.875	1.500	
		sourcing 100mA	$T_A = +125^{\circ}C$		1.2	2.0	
Driver Output Resistance	R _{ON-P}	$V_{CC} = V_{REG} = V_{DRV} = 4.5V,$	$T_A = +25^{\circ}C$		0.95	1.65	Ω
		sourcing 100mA (MAX15024C/D)	T _A = +125°C		1.25	2.20	
Peak Output Current	I _{PK-P}	P_OUT = 0V			4		А
Latchup Robustness					500		mA
LOGIC INPUTS							
Logio 1 Input Voltago	VIH	MAX15024A/C MAX15024B/D		2.0			V
Logic 1 Input Voltage	VIH			4.25			
Logic 0 Input Voltage	V _{IL}	MAX15024A/C				0.8	V
Logio o input voltago	VIL.	MAX15024B/D				2	
Logic Input Hysteresis		MAX15024A/C			0.4		V
		MAX15024B/D			1		İ
Logic Input Current Leakage		V _{IN} = 18V or GND		-75	0.01	+75	μA
Input Capacitance					10		pF
SWITCHING CHARACTERISTIC (see Figure 1)	S FOR V _{CC} =	V _{DRV} = V _{REG} = 10V, P_OUT	AND N_OUT AR	E CONNE	ECTED TO	DGETHER	₹
(See Figure 1)		C _{LOAD} = 1nF			3		
Rise Time	t _R	CLOAD = 5nF			12		ns
	-11	C _{LOAD} = 10nF			24		
		C _{LOAD} = 1nF			3		
Fall Time	tϝ	$C_{LOAD} = 5nF$			8		ns
		C _{LOAD} = 10nF			16		
Turn-On Delay Time	t _{D-ON}	CLOAD = 1nF (Note 2)		8	16	32	ns
Turn-Off Delay Time	t _{D-OFF}	C _{LOAD} = 1nF (Note 2)		8	16	32	ns
Mismatch Propagation Delays from Inverting and Noninverting Inputs to Output		C _{LOAD} = 1nF			1		ns

MAX15024 ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
SWITCHING CHARACTERISTICS FOR V _{CC} = V _{DRV} = V _{REG} = 4.5V (see Figure 1) (MAX15024C/D)								
		C _{LOAD} = 1nF		3				
Rise Time	t _R	C _{LOAD} = 5nF		11		ns		
		C _{LOAD} = 10nF		22				
		C _{LOAD} = 1nF		2.5				
Fall Time	tϝ	C _{LOAD} = 5nF		8		ns		
		$C_{LOAD} = 10nF$		16				
Turn-On Delay Time	t _{D-ON}	C _{LOAD} = 1nF		18		ns		
Turn-Off Delay Time	t _{D-OFF}	C _{LOAD} = 1nF		18		ns		
Mismatch Propagation Delays from Inverting and Noninverting Inputs to Output		C _{LOAD} = 1nF		2		ns		
Minimum Input Pulse Width that Changes the Output	tpw			15		ns		
THERMAL CHARACTERISTICS	THERMAL CHARACTERISTICS							
Thermal-Shutdown Temperature		Temperature rising		+160		°C		
Thermal-Shutdown Temperature Hysteresis				15		°C		

MAX15025 ELECTRICAL CHARACTERISTICS

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SYSTEM SPECIFICATIONS							
		V _{CC} powered only, VR = V _{DRV} decoupled	MAX15025B/D/F/H		6.5	28	
Input Voltage Range	Vcc	with minimum 1µF to GND	MAX15025A/C/E/G		4.5	28	V
		VCC = VREG = VDRV (MA	AX15025F/H)	6.5		18.0	
		V _{CC} = V _{REG} = V _{DRV} (MAX15025E/G)		4.5		18.0	
V _{DRV} Turn-On Voltage	V _{DRV} ON	7	VCC = V _{REG} = 10V, IN1 = V _{CC} , IN2 = V _{CC} (MAX 15025A/B/E/F) or GND for (MAX 15025C/D/G/H)		1.7	2.3	V
Quiescent Supply Current		IN_ = V _{CC} or GND			700	1350	μΑ
Quiescent Supply Current Under UVLO Condition		IN_ = V _{CC} or GND			250		μΑ
Switching Supply Current		Switching at 250kHz, $C_L = 0$		•	1.5	3.0	mA
V _{CC} Undervoltage Lockout	UVLO_VCC	V _{CC} rising		3.0	3.4	3.8	V

: ______ /V/X//M

MAX15025 ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 1)

PARAMETER	SYMBOL	CONDITIONS	3	MIN	TYP	MAX	UNITS	
V _{CC} Undervoltage-Lockout Hysteresis					300		mV	
V _{CC} Undervoltage Lockout to		V _{CC} rising			100			
Output Delay		V _{CC} falling			2		μs	
REG REGULATOR (V _{CC} = 12V,	, V _{REG} = V _{DRV} ,	$C_L = 1\mu F$, FB/SET = GND)						
Output Voltage	VREG	12V < V _{CC} < 28V, 0 < I _{LOAD}	< 10mA	9	10	11	V	
Drangut Voltage	VD D0	$V_{CC} = 6.5V$, $I_{LOAD} = 100$ mA			0.4	0.9	V	
Dropout Voltage	V _{R_DO}	$V_{CC} = 4.5V$, $I_{LOAD} = 50mA$			0.2	0.5	V	
Load Regulation		$V_{CC} = 12V$, $I_{LOAD} = 0$ to 100	mA		1		%	
Line Regulation		12V < V _{CC} < 28V			10		mV	
FB/SET Reference Voltage		External resistive divider con FB/SET	nected at	1.10	1.23	1.35	V	
FB/SET Threshold		V _{FB} rising			220		mV	
FB/SET Input Leakage Current		$V_{FB} = 5.5V$		-125		+125	nA	
DRIVER OUTPUT SINK								
		$V_{CC} = V_{REG} = V_{DRV} = 10V$,	$T_A = +25^{\circ}C$		1.0	1.6		
	_	sinking 100mA	$T_A = +125^{\circ}C$		1.25	2.10		
Driver Output Resistance	Ron-n	$V_{CC} = V_{REG} = V_{DRV} = 4.5V,$	$T_A = +25$ °C		1.10	1.65	1.65 Ω	
		sinking 100mA (MAX15025E/F/G/H)	$T_A = +125^{\circ}C$		1.5	2.2	-	
Peak Output Current	I _{PK-N}	OUT_ = 10V	•		4		А	
Maximum Load Capacitance		SOA condition: C _L x V _{DRV} ² ≤ for V _{DRV} = 10V	20μJ,		100		nF	
Latchup Robustness					500		mA	
DRIVER OUTPUT SOURCE	II.	1		I.				
		V _{CC} = V _{REG} = V _{DRV} = 10V,	$T_A = +25^{\circ}C$		1.75	2.50		
		sourcing 100mA	$T_A = +125^{\circ}C$		2.25	3.50	j	
Driver Output Resistance	R _{ON-P}	$V_{CC} = V_{REG} = V_{DRV} = 4.5V,$	T _A = +25°C		1.85	2.60	Ω	
		sourcing 100mA (MAX15025E/F/G/H)	T _A = +125°C		2.50	3.75		
Peak Output Current	I _{PK-P}	OUT_ = 0V	•		2		А	
Latchup Robustness					500		mA	
LOGIC INPUTS								
Lasia di Isaa AWalkasa		MAX15025A/C/E/G		2.0			V	
Logic 1 Input Voltage	VIH	MAX15025B/D/F/H		4.25			V	
Lagia Olamut Valtaga	Min	MAX15025A/C/E/G				0.8	V	
Logic 0 Input Voltage	V _{IL}	MAX15025B/D/F/H				2	V	
Logio Input Hyptorosis		MAX15025A/C/E/G			0.4		V	
Logic Input Hysteresis		MAX15025B/D/F/H			1		V	
Logic Input Current Leakage		V _{IN} = 18V or GND		-75	+0.01	+75	μΑ	
Input Capacitance					10		рF	

MAX15025 ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = V_{DRV} = V_{REG} = 10V, FB/SET = GND, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = T_J = +25^{\circ}C$). (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHING CHARACTERISTIC	S FOR V _{CC} =	V _{DRV} = V _{REG} = 10V (see Figure 1)				•
		C _{LOAD} = 1nF		6		
Rise Time	t _R	C _{LOAD} = 5nF		24		ns
		C _{LOAD} = 10nF		48		
		C _{LOAD} = 1nF		5		
Fall Time	tF	C _{LOAD} = 5nF		16		ns
		$C_{LOAD} = 10nF$		32		
Turn-On Delay Time	t _{D-ON}	C _{LOAD} = 1nF (Note 2)	8	16	32	ns
Turn-Off Delay Time	t _{D-OFF}	C _{LOAD} = 1nF (Note 2)	8	16	32	ns
Mismatch Propagation Delays Between 2 Channels		C _{LOAD} = 1nF		1		ns
SWITCHING CHARACTERISTIC	S FOR V _{CC} =	V _{DRV} = V _{REG} = 4.5V (see Figure 1) (MAX150	25E/F/G/H	l)		
		C _{LOAD} = 1nF		5		
Rise Time	t _R	C _{LOAD} = 5nF	20		ns	
		$C_{LOAD} = 10nF$		42		<u> </u>
		C _{LOAD} = 1nF		4		
Fall Time	tF	C _{LOAD} = 5nF		15		ns
		C _{LOAD} = 10nF		30		
Turn-On Delay Time	t _{D-ON}	C _{LOAD} = 1nF		18		ns
Turn-Off Delay Time	t _{D-OFF}	C _{LOAD} = 1nF		18		ns
Mismatch Propagation Delays Between 2 Channels		C _{LOAD} = 1nF		2		ns
Minimum Input Pulse Width that Changes the Output	tpw			15		ns
THERMAL CHARACTERISTICS						
Thermal-Shutdown Temperature		Temperature rising		+160		°C
Thermal-Shutdown Temperature Hysteresis				15		°C


Note 1: All devices are 100% production tested at $T_A = +25$ °C. Limits over temperature are guaranteed by design.


Note 2: Design guaranteed by bench characterization. Limits are not production tested.


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

























Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, unless otherwise noted.)$


LOGIC INPUT VOLTAGE vs. OUTPUT VOLTAGE (5nF FALLING)




LOGIC INPUT VOLTAGE vs. OUTPUT VOLTAGE




LOGIC INPUT VOLTAGE vs. OUTPUT VOLTAGE









LINE REGULATION OF V_{REG} (PROGRAMMED EXTERNALLY TO 5.04V)




LOAD REGULATION OF VREG



FB/SET VOLTAGE



FB/SET CURRENT



Pin Description

	PIN					
MAX15024	MAX15025A MAX15025B MAX15025E MAX15025F	MAX15025C MAX15025D MAX15025G MAX15025H	NAME	FUNCTION		
1	1	1	FB/SET	LDO Regulator Output Set. Feedback for V _{REG} adjustment (V _{FB} > 200mV). Connect FB/SET to GND for a fixed 10V output REG. Connect FB/SET to a resistor ladder to set V _{REG} .		
2	2	2	Vcc	Power-Supply Input. Bypass to GND with a low-ESR ceramic capacitor of 1µF. Input of the internal housekeeping regulator and of the main REG regulator.		
3	3	3	GND	Signal Ground		
4	_	_	IN+	Driver Noninverting Logic Input. Connect to VCC when not used.		
_	4	4	IN1	Driver 1 Noninverting Logic Input		
5	_	_	IN-	Driver Inverting Logic Input. Connect to GND when not used.		
_	5	_	IN2	Driver 2 Noninverting Logic Input		
_	_	5	ĪN2	Driver 2 Inverting Logic Input		
6	6	6	PGND	Power Ground. Sink current return. Source of the internal pulldown n-channel transistor.		
7	_		N_OUT	Sink Output. Open-drain n-channel output. N_OUT sinks current for power MOSFET turn-off.		
_	7	7	OUT2	Driver 2 Output		
8	_		P_OUT	Source Output. Pullup p-channel output (open drain). Sources current for power MOSFET turn-on.		
_	8	8	OUT1	Driver 1 Output		
9	9	9	DRV	Output Driver Supply Voltage. Decouple DRV with a low ESR > $0.1\mu F$ ceramic capacitor to PGND placed in close proximity to the device. DRV can be powered independently from REG. Connect DRV, REG, and VCC together when there is no need for special DRV supply sequencing and the power-MOSFET gate voltage does not need to be regulated or limited.		
10	10	10	REG	Voltage Regulator Output. Connect to DRV for driving the power MOSFET with regulated V _{GS} amplitude. Bypass with a low-ESR 1µF (minimum) ceramic capacitor to GND placed in close proximity to the device to ensure regulator stability.		
EP	EP	EP	EP	Exposed Pad. Internally connected to GND. Connect to GND plane or thermal pad and use multiple vias to a solid copper area on the bottom of the PCB.		

Detailed Description

The MAX15024 single gate driver's internal source and sink transistor outputs are brought out of the IC to independent outputs allowing control of the external MOSFET's rise and fall time. The MAX15024 single gate driver is capable of sinking an 8A peak current and sourcing a 4A peak current. The MAX15025 dual gate drivers are capable of sinking a 4A peak current and sourcing a 2A peak current.

An integrated adjustable low-dropout linear voltage regulator (LDO) provides gate drive amplitude control and optimization. The single gate-driver propagation delay time is minimized and matched between the inverting and noninverting inputs. The dual gate-driver propagation delay is matched between channels.

The MAX15024 has a dual input (IN+ and IN-), allows the use of an inverting or noninverting input, and is offered in TTL or CMOS-logic standards. The MAX15025 is offered with configurations of inverting and noninverting inputs with TTL or CMOS standards (see the *Selector Guide*).

The MAX15024A/B and MAX15025A/B/C/D can be powered using V_{CC} only, whereas the MAX15024C/D and MAX15025E/F/G/H can be used in two configurations:

- V_CC powered only
- Vcc. REG, and DRV are connected together

LDO Voltage Regulator Feedback Control

The MAX15024/MAX15025 include an internal LDO designed to deliver a stable reference voltage for use as a supply voltage for the internal MOSFET gate drivers. Connect the LDO feedback FB/SET to GND to set VREG to a stable 10V. Connect FB/SET to a resistor-divider between VREG and GND to set VREG:

VREG = VFB/SET x (1 + R2 / R1) (see Figure 2)

Vcc Undervoltage Lockout

When V_{CC} is below the UVLO threshold, the internal n-channel transistor is ON and the internal p-channel transistor is OFF, holding the output at GND independent of the state of the inputs so that the external MOSFETs remain OFF in the UVLO condition. The UVLO threshold is 3.5V (typ) with 200mV (typ) hysteresis to avoid chattering.

When the device is operated at very low temperatures and below the UVLO threshold, the driver output could go high impedance. In this case, it is recommended adding a $10k\Omega$ resistor to PGND to discharge the gate of the external MOSFET (see Figures 4 and 5).

Input Control

The MAX15024 features inverting and noninverting input terminals. These inputs provide for flexibility of design and use. Connect IN+ to V_{CC} when using IN- as an inverting input. Connect IN- to GND when using IN+ as a noninverting input.

Shoot-Through Protection

The MAX15024/MAX15025 provide protection that avoids any cross-conduction between the internal p-channel and n-channel devices. It also eliminates shoot-through, thus reducing the quiescent supply current.

Exposed Pad (EP)

The MAX15024/MAX15025 include an exposed pad allowing greater heat dissipation from the internal die to the outside environment. Solder the exposed pad carefully to GND or thermal pad to enhance the thermal performance.

Applications Information

Supply Bypassing, Device Grounding, and Placement

Ample supply bypassing and device grounding are extremely important because when large external capacitive loads are driven, the peak current at the VDRV pin can approach 4A, while at the PGND pin, the peak current can approach 8A. VDRV drops and ground shifts are forms of negative feedback for inverters and, if excessive, can cause multiple switching when the inverting input is used and the input slew rate is low. The device driving the input should be referenced to the MAX15024/MAX15025 GND. Ground shifts due to insufficient device grounding can disturb other circuits sharing the same AC ground return path. Any series inductance in the VDRV, OUT, and/or PGND paths can cause oscillations due to the very high di/dt that results when the MAX15024/MAX15025 are switched with any capacitive load. A 0.1µF or larger value ceramic capacitor is recommended for bypassing VDRV to GND and should be placed as close to the pins as possible. When driving very large loads (> 10nF) at minimum rise time, 10µF or more of parallel storage capacitance is recommended. A ground plane is highly recommended to minimize ground return resistance and series inductance. Care should be taken to place the MAX15024/MAX15025 as close as possible to the external MOSFET being driven to further minimize board inductance and AC path resistance.

__ /VI/IXI/VI

Power Dissipation

Power dissipation of the MAX15024/MAX15025 consists of three components: the quiescent current, capacitive charge and discharge of internal nodes, and the output current (either capacitive or resistive load). The sum of these components must be kept below the maximum power-dissipation limit. The quiescent current is 700µA typ. The current required to charge and discharge the internal nodes is frequency dependent (see the *Typical Operating Characteristics*). The MAX15024/MAX15025 power dissipation when driving a ground-referenced resistive load is:

$$P = D \times RON(MAX) \times ILOAD^2$$

where D is the fraction of the period the MAX15024/MAX15025s' output pulls high, R_{ON(MAX)} is the maximum on-resistance of the device with the output high (p-channel), and I_{LOAD} is the output load current of the MAX15024/MAX15025. For capacitive loads, the power dissipation for each driver is:

$$P = C_{LOAD} \times V_{DRV}^2 \times FREQ$$

where C_{LOAD} is the capacitive load, V_{DRV} is the driver supply voltage, and FREQ is the switching frequency.

Layout Information

The MAX15024/MAX15025 MOSFET drivers source and sink large currents to create very fast rise and fall edges at the gate of the switching MOSFET. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following

printed-circuit board (PCB) layout guidelines are recommended when designing with the MAX15024/MAX15025:

- Place one or more 1μF decoupling ceramic capacitor(s) from V_{DRV} to PGND as close to the device as possible. At least one storage capacitor of 10μF (min) should be located on the PCB with a low resistance path to the V_{CC} pin of the MAX15024/MAX15025.
- There are two AC current loops formed between the device and the gate of the MOSFET being driven. The MOSFET looks like a large capacitance from gate to source when the gate is being pulled low. The active current loop is from MOSFET gate to OUT of the MAX15024/MAX15025 to PGND of the MAX15024/MAX15025, and to the source of the MOSFET. When the gate of the MOSFET is being pulled high, the active current loop is from the VDD terminal of the VDRV terminal of decoupling capacitor, to the VDRy of the MAX15024/MAX15025, to the OUT_ of the MAX15024/MAX15025, to the MOSFET gate, to the MOSFET source, and to the negative terminal of the decoupling capacitor. Both charging current loop and discharging current loop are important. It is important to minimize the physical distance and the impedance in these AC current paths.
- Keep the device as close as possible to the MOSFET.
- In the multilayer PCB, the inner layers should consist of a GND plane containing the discharging and charging current loops.




Figure 1. Timing Diagram

REG DRV MAX15024 FB/SET P_OUT N_OUT VCC (UP TO 28V) VCC GND INININ-

Figure 2. Connect FB/SET to GND for V_{REG} = 10V (Connect EP to GND)

VCC (UP TO 18V) VCC DRV REG MAX15024 FB/SET P_OUT GND N_OUT IN- PGND

Typical Operating Circuits

Figure 3. Operation Using a Different Supply Rail for DRV (Connect EP to GND)




Figure 4. Operation Using a V_{CC} = DRV = REG (Connect EP to GND)





Figure 5. Connect FB/SET to GND for $V_{REG} = 10V$ (Connect EP to GND)

Block Diagrams




Selector Guide

PART	NO. OF CHANNELS	PEAK CURRENTS (SINK/SOURCE)	INPUTS	LOGIC LEVELS	TOP MARK	V _{CC} - POWERED ONLY	V _{CC} = V _{REG} = V _{DRV}
MAX15024AATB+	1	8A/4A	Complementary	TTL	ATX	~	_
MAX15024BATB+	1	8A/4A	Complementary	CMOS	ATY	~	_
MAX15024CATB+	1	8A/4A	Complementary	TTL	_	V	~
MAX15024DATB+	1	8A/4A	Complementary	CMOS	_	~	~
MAX15025AATB+	2	4A/2A	Noninverting	TTL	ATZ	V	_
MAX15025BATB+	2	4A/2A	Noninverting	CMOS	AUA	~	_
MAX15025CATB+	2	4A/2A	Noninverting (1)/ Inverting (2)	TTL	AUB	~	_
MAX15025DATB+	2	4A/2A	Noninverting (1)/ Inverting (2)	CMOS	AUC	~	_
MAX15025EATB+	2	4A/2A	Noninverting	TTL	_	V	~
MAX15025FATB+	2	4A/2A	Noninverting	CMOS	_	~	V
MAX15025GATB+	2	4A/2A	Noninverting (1)/ Inverting (2)	TTL	_	~	~
MAX15025HATB+	2	4A/2A	Noninverting (1)/ Inverting (2)	CMOS	_	~	~

Note: All devices operate in a -40°C to +125°C temperature range and come in a 10-pin TDFN package.

Pin Configurations (continued)




Chip Information

PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS							
SYMBOL	MIN.	MAX.					
А	0.70	0.80					
D	2.90	3.10					
E	2.90	3.10					
A1	0.00	0.05					
L	0.20	0.40					
k	0.25 MIN.						
A2	0.20 REF.						

PACKAGE VARIATIONS							
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e
T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF
T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
T1033-2	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF
T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF

NOTES:

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
- 2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
- 3. WARPAGE SHALL NOT EXCEED 0.10 mm.
- 4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
- 5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2", AND T1433-1 & T1433-2.
- 6. "N" IS THE TOTAL NUMBER OF LEADS.
- 7. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- A MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

21-0137

-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.